

Characterization of MOS capacitors fabricated on n-type 4H-SiC implanted with nitrogen at high dose

Antonella Poggi^{1,a}, Francesco Moscatelli^{1,b}, Yasuto Hijikata^{2,c}, Sandro Solmi^{1,d}, Michele Sanmartin^{1,e}, Fabrizio Tamarri^{1,f} and Roberta Nipoti^{1,g}

¹ CNR-IMM sezione di Bologna Via P. Gobetti 101, 40129 Bologna, Italy

²Division of Mathematics, Electronics and Information, Saitama University 255 Shimo-Okubo, Sakura-ku, Saitama-shi, Saitama 338-8570, Japan

^apoggi@bo.imm.cnr.it, ^bmoscatelli@bo.imm.cnr.it, ^cyasuto@opt.ees.saitama-u.ac.jp, ^dsolmi@bo.imm.cnr.it, ^esanmartin@bo.imm.cnr.it, ^ftamarri@bo.imm.cnr.it, ^gnipoti@bo.imm.cnr.it

Keywords: MOS capacitors, nitrogen implantation, interface states

Abstract. Aiming to minimize the interface state density, we fabricated MOS capacitors on n-type 4H-SiC by using wet oxidation of nitrogen implanted layers. We investigated a wide range of implantation dose, including a high dose able to amorphise a surface SiC layer with the intent to reduce the oxidation time. The oxide quality and the SiO₂-SiC interface properties were characterized by capacitance-voltage measurements of the MOS capacitors. The proposed process, in which nitrogen is ion-implanted on SiC layer before a wet oxidation, is effective to reduce the density of interface states near the conduction band edge if a high concentration of nitrogen is introduced at the SiO₂-SiC interface. We found that only the nitrogen implanted at the oxide-SiC interface reduces the interface states and we did not observe the generation of fixed positive charges in the oxide as a consequence of nitrogen implantation. Furthermore, the concentration of the slow traps evaluated from the Slow Trap Profiling technique was low and did not depend on the nitrogen implantation fluence.

Introduction

Among the wide bandgap materials, silicon carbide (SiC) is an attractive material for high temperature and high power devices because of its remarkable thermal and electronic properties [1]. SiC has the added advantage of a thermally grown native oxide, which opens the opportunity for its use in metal-oxide-semiconductor (MOS) devices. Although many groups have attempted to develop SiC power MOS field-effect transistor (MOSFET), there is the great obstacle of the extremely low channel mobility, which is a main cause of a large on-resistance [2]. Interface traps generated during thermal oxidation are recognized as the major reasons for the insufficient 4H-SiC MOSFET performance. Nitridation processes using NO or N₂O gas are regarded as a promising method to improve the SiO₂-SiC interface characteristics [3]. Recently, nitrogen (N) implantation has been used as pre-oxidation process for the fabrication of 4H-SiC MOS capacitors obtaining a significant reduction of the interface state density in the case of the n-type material, but not in the case of the p-type one. However, the reported results obtained with dry oxides show a drawback of the N implantation process: the density of the fixed positive charges proportionally increases with the implanted nitrogen dose [4,5], giving rise to an unwanted shift of the flat-band voltage.

In this work, with the purpose to reduce the interface state density, we fabricated MOS capacitors by using wet oxidation of N^+ implanted SiC layers. We investigated a wide range of implantation dose, including a high dose able to amorphize a surface SiC layer with the aim to reduce the oxidation time [6]. The oxide quality and the SiO₂-SiC interface properties were characterized by capacitance-voltage (C-V) measurements of the MOS capacitors. Furthermore, we employed the Slow Trap Profiling (STP) technique to estimate the number of the slow traps.

Experimental

MOS capacitors were fabricated on a homo-epilayer grown on 8° off-axis, Si face, n-type, 4H-SiC wafer. The n-type epi-layer was 6 m thick and had a nominal N doping density of 1×10^{16} cm⁻³. The wafer was cut in guarters in order to obtain four samples (#1- #4). A field oxide (0.6 µm) was deposited by CVD technique and patterned to open circular gate geometry of 750 µm in diameter. The samples were treated to investigate the following different conditions: i) low N concentration both in the oxide and at the interface (sample #1), ii) low amount of N in the oxide and high ($\geq 10^{17}$ cm⁻³) N concentration at the interface (sample #2), iii) high $(10^{15} \text{ cm}^{-2})$ amount of N in the oxide and low N concentration at the interface (sample #3), and iv) high amount of N both in the oxide and at the interface (sample #4). Room temperature implantation was performed to introduce the nitrogen. Pearson IV simulations of the as-implanted N profiles were used to adjust the implantation and the oxidation processes. Considering the N distributions shown in Fig. 1, the consumption of ~ 27 nm of SiC during the oxidation would allow us to obtain the samples #2- #4 according with the requirements ii)-iv) above reported. Table 1 presents the implantation and oxidation conditions used for each samples. The MOS structures of sample #1 were obtained without any N implantation process and performing a standard wet oxidation at 1100 °C [7]. Samples #3 and #4 were N implanted with single and double energy, respectively, in order to obtain an amorphous layer just below the sample surface in both the samples, but different N concentrations at the SiO₂-SiC interface. On these samples a low temperature (850 °C) wet oxidation process was firstly performed to have the fast oxidation of the amorphous layer without any recrystallization [6]. Sample #2 was implanted with N at a lower dose and higher energy to avoid the SiC amorphization and accumulate N around SiO₂-SiC interface, then was oxidized in the same condition of sample #1. SIMS profiles (not here reported) confirmed the achievement of the demanded N distribution in the implanted samples. Sputtered aluminium has been used to fabricate the metal gates, whereas nickel has been deposited for the back contact. Post metallization anneal has been performed in forming gas at 400 °C for 30 min.

The oxide quality and the SiO₂-SiC interface properties have been characterized by C-V measurements of the MOS capacitors. Simultaneous high frequency (HF) and quasi-static (QS) C-V characteristics have been obtained with a Keithley K82 System using a voltage step of 20 mV. The HF characteristics have been performed at 100 kHz, and the QS characteristics have been executed with a delay of 2 s. All the C-V measurements have been done at room temperature in the dark. Interface trap density (D_{it}) has been determined by high-low C-V measurements, while to investigate border trap presence the STP technique [8] has been utilized. Slow trap profiles have been measured using an HP4145B parameter analyzer: the gate voltage was varied in 50 mV steps and the substrate current transient, after each gate voltage step, has been measured and digitized. Integrating in time (0-1 s) and in voltage (between -2 and +2 V) the acquired data, we obtain the total slow trap density (TD_{st}) existing in the oxide.

 E_{impl}



oxidation oxidation #1 1100°C 8h $1.5 \times 10^{13} \, \text{cm}^{-2}$ #2 10 keV 1100°C 8h #3 2.5 keV $1.0 \times 10^{15} \text{ cm}^{-2}$ 850°C 30min 1100°C 6h 5.0×10¹⁴ cm⁻² 2.5 keV 850°C 30min #4 1100°C 6h 5.0×10¹⁴ cm⁻² 5.0 keV

 $N_{\rm impl}$

Fig.1 Pearson IV simulation of asimplanted N profiles.

Table 1 Energy of ion implantation E_{impl} , dose of implantation N_{impl} and oxidation for all of the samples.

Low T

High T

Results and discussion

MOS HF C-V measurements evaluate the gate oxide thickness of the four samples in the range 53-60 nm, therefore the thickness of the consumed SiC layer is in the range 25-28 nm. This result confirms that samples #1- #4 actually satisfy the desired condition i)-iv). Fig. 2 compares the HF C-V curves of the samples #1 and #2; for each sample the curves measured sweeping the gate-voltage from accumulation to depletion (AD) and reverse from depletion to accumulation (DA) are shown and do not evidence any large hysteresis, indicating that the density of the slow traps should be low. The value of the flat-band voltage V_{FB} is reported for both the samples on the figure. The energy distributions of the interface state density D_{it} for samples #1 and #2 are drawn in Fig. 3: the results obtained measuring three MOS capacitors in different zones of each sample are reported in order to stress the generic validity of the comparison. The implantation of N induces a shift of the V_{FB} towards negative voltage and reduces the D_{it} values in the energy range near the conduction band. Fig. 4 and 5 show the results of the same measurements performed on the samples #3 and #4. Taking into account that both the sample #3 and #4 are N implanted and the only difference is the amount of N at the interface (low for #3 and high for #4) we can deduce the importance of the N presence at the SiO₂-SiC interface for the D_{it} reduction as well as the absence of any correlation between the shift of the V_{FB} towards negative voltage and the amount of N embedded in the oxide.







Fig. 4 Comparison between HF C-V curves measured on the samples #3 and #4.

1E13 filled symbols #1 D_{IT} (ст² eV⁻¹) 151 open symbols #2 1E11 0.4 0.6 0.3 0.5 $E_{c}-E_{T}$ (eV)

density D_{it} obtained on the samples #1 and #2.



Fig. 5 Energy distributions of the interface state density D_{it} obtained on the samples #3 and #4.

	N _{inte}	$N_{\rm total}$	$N_{\rm eff}$ (cm ⁻²)	$D_{\rm it}$ at 0.3 eV / 0.6 eV (eV ⁻¹ cm ⁻²)	$\frac{TD_{st}}{(\text{cm}^{-2})}$
#1	low	low	-2.6×10 ¹¹	$2.6 \times 10^{12} / 1.8 \times 10^{11}$	2.7×10^{10}
#2	high	low	<10 ¹⁰	$4 \times 10^{11} / 2.7 \times 10^{11}$	5.0×10^{10}
#3	low	high	-3.5×10 ¹¹	$2.2 \times 10^{12} / 2.2 \times 10^{11}$	3.7×10^{10}
#4	high	high	<10 ¹⁰	4×10 ¹¹ / 1.7×10 ¹¹	2.1×10^{10}

Table 2 N concentration at the oxide-SiC interface N_{inter} , total amount of N inside the oxide film N_{total} , effective oxide charges density N_{eff} , interface state density D_{it} at 0.3 and at 0.6 eV, and total density of the slow traps TD_{st} for all of the samples.

The results of our study, summarized in Table 2. evidence that two of the oxidation procedures here investigated are effective to reduce the density of states at the SiO₂-SiC interface. Both these processes (samples #2 and #4) give rise to a high N concentration at the interface, thus indicating a determinant role of the N in the reduction of the D_{it} in the energy range near the conduction band. these both Furthermore.

processes result in N_{eff} values down to the minimum value detectable by the C-V method (~10¹⁰ cm⁻²), in spite of the strong difference of the total amount of N in the oxide. Differently to the conclusions reported by Ciobanu et al. [4,5], we do not observe any correlation between the shift of V_{FB} towards negative values and the N implantation dose even if in this study the N doses are much higher than those used in ref. [5]. This result could be ascribed to the different oxidation ambient used in the two experiments. Furthermore, Table 2 reports the TD_{st} evaluated by the STP technique for all of the four samples: low trap density values, of the order of few units 10¹⁰ cm⁻², were calculated and the TD_{st} values did not depend on the amount of the implanted N.

Conclusions

Characterization of MOS capacitors fabricated on n-type 4H-SiC pre-implanted with N was performed and the results are presented. The proposed process, in which N is ion-implanted on SiC layer before a wet oxidation, is effective to reduce the density of interface states near the conduction band edge if a high concentration of N is introduced at the SiO₂-SiC interface. We found that only the N present at the oxide-SiC interface reduces the D_{it} density. Moreover, we do not observe any detrimental effect due to the presence of a high amount of N inside the oxide.

References

[1] J.A. Cooper, M.R. Melloch, R. Singh, A. Agarwal and J.W. Palmour: IEEE Trans. Electron. Dev. Vol. 49 (2002), p. 658

- [2] Y. Li, J.A. Cooper and M.A. Capano: IEEE Trans. Electron Devices Vol. 49 (2002), p. 972
- [3] G.Y. Chung et al.: IEEE Trans. Electron. Dev. Vol. 22 (2001), p.176
- [4] F. Ciobanu, G. Pensl, V.V.Afanas'ev et al.: Mater. Sci. Forum Vol. 483-485 (2005), p. 693
- [5] F. Ciobanu et al.: Proceedings of the ICSCRM'05, Mat. Sci. Forum, (in press)
- [6] A. Poggi, A. Parisini, R. Nipoti and S. Solmi: Appl. Phys. Lett. Vol. 86 (2005), p. 121907
- [7] A. Poggi et al. : Proceedings of the ICSCRM'05, Mat. Sci. Forum, (in press)
- [8] S. Dimitrijev, P. Tanner and H.B. Harrison: Microelectronics Reliability Vol. 39 (1999), p. 441